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1
PROCESSING CIRCUITRY FOR SINGLE
CHANNEL RADIATION DETECTOR
ORIGIN OF THE INVENTION
The invention described herein was made by employee(s)
of the United States Government and may be manufactured
and used by or for the Government of the United States of
America for governmental purposes without the payment of
any royalties thereon or therefore.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to radiation detec-
tors and, more particularly, to processing circuitry for provid-
ing a single electronic channel circuit for use with a radiation
detector.
2. Description of Related Art
Electronic circuits for radiation detectors have been uti-
lized for over a century for the purpose of detecting pulses
produced in a radiation sensor element as a result of impinge-
mentby some type of radiation. Presently, two channel radia-
tion detection circuits are commonly utilized when it is
desired to detect high energy and low energy pulses from the
same radiation detector. The two channel radiation detection
circuits require two separate circuits with different gains and
threshold settings thereby requiring significant cost and
reducing reliability. The inventors propose that it would be
desirable to be able to process high energy and low energy
pulses in a single channel.
Most modern radiation detectors depend on scintillation
crystals, ion chambers, or semiconductor radiation detectors.
Scintillation crystals respond to radiation by emitting a pho-
ton of light proportional to the energy of the charged particle
that is stopped in the crystal. The most recent class of detector
developed is the solid-state detector. These detectors convert
the incident charged particles directly into electrical pulses.
Solid-state detectors are fabricated from a variety of materials
including: germanium, silicon, cadmium telluride, mercuric
iodide, and cadmium zinc telluride. The best radiation detec-
tor for a given application will depend on the requirements of
the application.
The input electronic circuits for related art radiation detec-
tors are then designed around the type of radiation sensor
utilized in the radiation detector. Therefore related art radia-
tion detector circuitry is limited in flexibility of use with
different radiation detectors. The inventors propose that it
would be desirable to provide a universal detector circuit that
may be utilized with many different types of detectors and
require only a single channel for both high energy and low
energy radiation events. Related art radiation detector cir-
cuitry are limited in various ways such as the two channel
configuration and in other ways as discussed hereinafter that
hinder or prevent this function.
In many cases, multiple radiation detectors are used simul-
taneously. Related art circuitry for multiple radiation detector
systems not only tend to produce less accurate data, and
require the more bulky two channel layout, but are also likely
to miss data such as coincident detection of radiation particles
from different radiation detectors. The related art designs
require a computer orprocessorto poll, sample, and store data
from multiple radiation detection circuit boards and thereby
may provide limited data collection when multiple radiation
events are detected in different detectors simultaneously or
2
near simultaneously. Related art designs also require special-
ized connections that prevent reconfiguration of suites of
radiation detectors.
The following patents disclose related art efforts related to
5 the above-described and/or other problems and studies:
U.S. Pat. No. 4,078,178, issued Mar. 7, 1978, to Lowes,
discloses a dynamic background subtraction circuit which
improves the display resolution of radiation energy spectra,
such as X-ray energy spectra in an X-ray energy spectrometer.
io In this circuit, the number of radiation events (counts) occur-
ring at a reference or background energy level is subtracted
from the number of radiation events (counts) occurring at a
second energy level under study. The output of this circuit is
a real-time (dynamic) approximation of the count rate at the
15 energy level under study, but with resolution improved by
subtraction of the background counts.
U.S. Pat. No. 4,217,497, issued Aug. 12, 1980, to Daniels
et al, discloses a portable neutron spectrometer/kerma-rate
meter for the measurement of the fast neutron component of
20 mixed n-gamma fields in the 1 to 15 MeV neutron energy
range. The system includes an organic scintillation detector,
pulse shape discrimination circuitry, a 1.4 µs multichannel
analyzer, an 8-bit microcomputer, and appropriate displays.
The instrument is capable of both gathering and processing
25 recoil-proton pulse-height data in the field.
U.S. Pat. No. 4,395,635, issued7ul. 26,1983, to Friaufetal,
discloses a gamma ray coincidence analysis system for a
multichannel nuclear imaging device of the type employing
scintillation detectors in ring-like arrays, with the detectors
3o arranged in quadrants of the rings. The scintillation detectors
in a ring have output circuits including respective timing
discriminators and OR gates, and respective energy discrimi-
nators providing delayed energy pulses, and wherein timing
pulses from the respective quadrants are fed via the OR gates
35 to the inputs of a four-input coincidence detector without any
delay except for a small delay internal to the discriminators
and the very small delay of the OR gates. The delay of the
energy pulses at the energy discriminators is for an energy
validation period of 500 nsec. The output pulse from the
40 coincidence detector is subsequently delayed for a similar
period for verification of the energy levels of the two channels
causing the coincidence. A data output signal is generated
responsive to the concurrence of the delayed coincidence
signal and the delayed energy verification pulses.
45 U.S. Pat. No. 4,476,386, issued Oct. 9, 1984, to Reid et al,
discloses a method and apparatus for material analysis in
which X-rays generated pursuant to incidence of an electron
beam on the material are detected by a detector which gener-
ates signals representative of X-ray intensity. A first single
5o analyzer is connected to receive the signals from the detector
and to pass to an associated first counter a count signal when-
ever the signal applied to the first single channel analyzer is
representative of an X-ray energy within a relatively narrow
range of such energies. A second single channel analyzer is
55 also connected to receive the signals from the detector and to
pass to an associated second counter a count signal whenever
the signal applied to the second analyzer is representative of
an X-ray energy falling within a much broader range of such
energies than the first mentioned range. The first and second
60 counters accumulate the count signals applied thereto. The
count in the second counter is compared by a comparator with
a pre-established count in a third counter and when the count
in the second counter assumes the same value as the count in
the third counter the counts in the first and second counters are
65 held. The so held count in the first counter then itself repre-
sents a normalized ratio of X-ray energy within the narrow
range to the X-ray energy for the energy spectrum represented
US 7,521,682 B1
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by the broad range of energies. On the basis of this normalized	 relation between the shape of the detector signal and pulse
ratio information as to the makeup of the material can be	 shape data previously stored in memory and characteristic of
derived.	 respective types of radiation. The correlation value is indica-
U.S. Pat. No. 4,491,799, issued Jan. 1, 1985, to Giardinelli, 	 tive of the type of radiation. The energy of the radiation is
discloses a device consisting essentially of a sampler device 5 determined from the detector signal and is used to produce a
for sampling the baseline after every pulse processed in the 	 spectrum of radiation energies according to radiation type for
spectroscopy amplifier, coupled to an averager circuit for 	 indicating the nature of the material producing the radiation.
averaging the samples, and to a LED display device, coupled 	 U.S. Pat. No. 5,493,122, issued Feb. 20, 1996, to Farr,
to the average output and giving a visual indication of the 	 discloses an energy-resolving x-ray detector for soft x-rays
value and sign of the averager output signal, the sampler and io produced by elements having atomic numbers ranging from 9
average circuits forming a so-called "boxcar integrator", that	 to 23 includes a charge-coupled integrated circuit radiation
is an essentially RC low-pass filterhaving a switch in series to	 detector device having an array of collection regions in a
the resistor.	 parallel plurality of collection shift registers forming columns
U.S. Pat. No. 4,810,959, issued Mar. 7, 1989, to Padawer, 	 of the array; an output amplifier for sequentially amplifying
discloses an invention that detects pulses, and, in response 15 and signaling the charges received by the collection shift
thereto, generates ramp functions with amplitudes corre- 	 register; and a row shift register connected between the col-
sponding to the interarrival times between successive pulses. 	 lection shift registers and the output amplifier; and a clock
These amplitudes are measured, and the occurrence of iden- 	 circuit having a multi-phase column output connected for
tical amplitudes are accumulated in corresponding memory 	 sequentially shifting charges between collection regions of
locations, each of which has an address corresponding to a 20 the collection shift register and into the row shift register
particular interarrival time. The resultant memory contents 	 during continuous exposure of the array to incoming radia-
define a population distribution of interarrival times which is 	 tion, each of the charges received by the output amplifier
an exponential decay function of interarrival time. Interar- 	 being sequentially accumulated in each of the collection
rival times exceeding a preselected value are disregarded. 	 regions of one collection shift register in response to the
U.S. Pat. No. 4,870,603, issued Sep. 26, 1989, to Padawer, 25 radiation, the clock circuit also having a multi-phase row
discloses an invention that detects pulses, and, in response	 output connected for sequentially shifting the charges from
thereto, generates ramp functions with amplitudes corre- 	 the row shift register to the output amplifier, the output ampli-
sponding to the interarrival times between successive pulses. 	 fier having a reset connection to the clock circuit for momen-
These amplitudes are measured, and the occurrence of iden- 	 tarily resetting the input to the output amplifier at a predeter-
tical amplitudes are accumulated in corresponding memory 30 mined level prior to receipt of each of the charges into the
locations, each of which has an address corresponding to a 	 output amplifier. The output amplifier feeds an analog signal
particular interarrival time. The resultant memory contents 	 chain providing correlated double sampling. A spectrometer
define a population distribution of interarrival times which is 	 and thickness measurement apparatus suitable for monitoring
an exponential decay function of interarrival time. Interar- 	 silicone coatings includes the detector.
rival times exceeding a preselected value are disregarded. 	 35	 U.S. Pat. No. 5,574,284, issued Nov. 12, 1996, to Farr,
U.S. Pat. No. 5,067,090, issued Nov. 19, 1991, to Seeman, 	 discloses an energy-resolving x-ray detector for soft x-rays
discloses a nuclear spectroscopy method for pulse height 	 produced by elements having atomic numbers ranging from 9
analysis of an electrical signal emitted by a radiation detector	 to 23. The detector includes a charge-coupled integrated cir-
and including nuclear events, such as pulses, whose ampli-	 cuit radiation detector device having an array of collection
tude is a measure of the energy of the gamma rays collected by 4o regions in a parallel plurality of collection shift registers
said radiation detector, wherein (1) said signal is continu-	 forming columns of the array; an output amplifier for sequen-
ously converted to digital samples, at a given rate, and (2) 	 tially amplifying and signaling the charges received by the
each of the digital samples is processed so as to form a digital 	 collection shift register; and a row shift register connected
image of each detected pulse. The energy of each pulse is 	 between the collection shift registers and the output amplifier;
calculated by summing all sample values representative of 45 and a clock circuit having a multi-phase column output con-
this pulse and the sample just preceding the first sample 	 nected for sequentially shifting charges between collection
representative of a pulse, as well as the sample just following 	 regions of the collection shift register and into the row shift
the last sample representative of the same pulse. 	 register during continuous exposure of the array to incoming
U.S. Pat. No. 5,142,286, issued Aug. 25, 1992, to Ribner et 	 radiation, each of the charges received by the output amplifier
al, discloses that sigma-delta analog-to-digital conversion is 5o being sequentially accumulated in each of the collection
used in sensing apparatus that generates a digital signal 	 regions of one collection shift register in response to the
descriptive of light energy received by a photosensor, such as 	 radiation, the clock circuit also having a multi-phase row
one of a plurality of photosensors that together receive vari-	 output connected for sequentially shifting the charges from
ous elements of a radiant-energy image. A preamplifier gen- 	 the row shift register to the output amplifier, the output ampli-
erates an analog output signal responsive to the photocurrent 55 fier having a reset connection to the clock circuit for momen-
of the photosensor, which analog output signal is undesirably	 tarily resetting the input to the output amplifier at a predeter-
accompanied by wideband noise. The analog output signal is 	 mined level prior to receipt of each of the charges into the
supplied to a sigma-delta analog-to-digital converter, the 	 output amplifier. The output amplifier feeds an analog signal
decimation filter of which not only suppresses in the digital	 chain providing correlated double sampling. A spectrometer
signal a component arising from the quantization noise from 6o and thickness measurement apparatus suitable for monitoring
the sigma-delta modulator portion of the analog-to-digital 	 silicone coatings.
converter, but also suppresses a component arising from rem- 	 U.S. Pat. No. 5,684,850, issued Nov. 4, 1997, to Warburton
nant wideband noise from the preamplifier. 	 et al, discloses a high speed, digitally based, signal processing
U.S. Pat. No. 5,347,129, issued Sep. 13, 1994, to Miller et 	 system which accepts input data from a detector-preamplifier
al, discloses a radiation detection system that determines the 65 and produces a spectral analysis of the x-rays illuminating the
type of nuclear radiation received in a detector by producing 	 detector. The system achieves high throughputs at low cost by
a correlation value representative of the statistical cross cor- 	 dividing the required digital processing steps between a
US 7,521,682 B1
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"hardwired" processor implemented in combinatorial digital
	
includes a non-inverting terminal connected to an output of
logic, which detects the presence of the x-ray signals in the 	 the first integrator through a first capacitor, and an output
digitized data stream and extracts filtered estimates of their 	 connected to a non-inverting terminal of the first integrator
amplitudes, and a programmable digital signal processing 	 through a second capacitor.
computer, which refines the filtered amplitude estimates and 5	 U.S. Pat. No. 6,570,432, issued May 27, 2003, to Denison,
bins them to produce the desired spectral analysis. One set of
	
discloses integrator circuit topologies that enable continuous
algorithms allow this hybrid system to match the resolution of
	
integration without reset of the integrator circuit. One such
analog systems while operating at much higher data rates. A 	 integrator circuit includes a first integrator and a second inte-
second set of algorithms implemented in the processor allow 	 grator, each of the two integrators having a non-inverting
the system to be self-calibrating as well. The same processor io terminal. Each of the non-inverting terminals is connected to
also handles the interface to an external control computer. 	 an input node to alternately receive an input current for con-
U.S. Pat. No. 5,873,054, issued Feb. 16, 1999, to Warbur- 	 tinuous integrator circuit integration without integrator cir-
ton et al, discloses a high speed, digitally based, signal pro- 	 cuit reset. The inverting terminal of the second integrator can
cessing system which accepts a digitized input signal and
	
be connected to an inverting terminal of the first integrator.
detects the presence of step-like pulses in the this data stream, 15 The non-inverting terminal of the second integrator can be
extracts filtered estimates of their amplitudes, inspects for 	 connected to an output of the first integrator through a first
pulse pileup, and records input pulse rates and system life- 	 capacitor, and an output of the second integrator can be con-
time. The system has two parallel processing channels: a slow 	 nected to a non-inverting terminal of the first integrator
channel, which filters the data stream with a long time con-	 through  second capacitor. With such a capacitor connection,
stant trapezoidal filter for good energy resolution; and a fast 20 the capacitors alternately charge and discharge, based on
channel which filters the data stream with a short time con-	 integrator input current that is alternately directed between
stant trapezoidal filter, detects pulses, inspects for pileups, 	 the non-inverting terminals of the integrators.
and captures peak values from the slow channel for good 	 U.S. Pat. No. 6,609,075, issued Aug. 19, 2003, to Warbur-
events. The presence of a simple digital interface allows the 	 ton et al, discloses techniques for measuring the baseline of
system to be easily integrated with a digital processor to 25 the energy filter in nuclear and other spectrometers that filter
produce accurate spectra at high count rates and allow all 	 pulses output by a preamplifier to measure the energy of
spectrometer functions to be fully automated. Because the 	 events occurring in a detector connected to the preamplifier.
method is digitally based, it allows pulses to be binned based 	 These spectrometers capture the peak amplitudes of the fil-
on time related values, as well as on their amplitudes, if 	 tered pulses as estimates of the underlying event energies and
desired.	 30 subtract a baseline value from these captured peak values in
U.S. Pat. No. 6,064,054, issued May 16, 2000, to Waczyn- 	 order to compensate for the energy filter's non-zero ampli-
ski et al, discloses a radiation detector which includes a pho- 	 tude in the absence of any preamplifier output pulses. A
toconductive detector and a modulator which modulates	 second, baseline filter is connected to the preamplifier's out-
radiation passing to the photoconductive detector from a 	 put, where the basewidth of this baseline filter is significantly
radiation source. An AC bias source is connected to the pho- 35 shorter than that of the energy filter. Times are determined
toconductive detector and provides at least two levels of bias 	 when the baseline filter is not filtering preamplifier output
thereto. The modulator supplies synchronization signals to 	 pulses, output values from the baseline filter are captured
the AC bias source such that the level of bias supplied to the 	 during such determined times, and these baseline values cap-
photoconductive detector is synchronized to the modulation 	 tured from the baseline filter are used to create an accurate
of the radiation by the modulator. An integrator is connected 40 estimate of the energy filter's baseline value. Because the
to and receives an output signal generated by the photocon- 	 baseline filter's basewidth is much shorter than the energy
ductive detector.	 filter's basewidth, large numbers of valid baseline filter val-
U.S. Pat. No. 6,222,175, issued Apr. 24, 2001, to Krymski, 	 ues can be reliably captured at very high input count rates
discloses a CMOS imager that includes an array of CMOS 	 where it becomes difficult to capture baseline samples from
active pixel sensors and multiple column readout circuits 45 the energy filter itself. It thus becomes possible to maintain
each of which is associated with a respective column of sen- 	 the spectrometer's energy resolution and peak location sta-
sors in the array and can perform correlated double sampling 	 bility to count rates four or more times higher than is possible
of values from a sensor in the respective column. Each col- 	 without the method. The technique can be applied to both
umn readout circuit also includes a crowbar switch which
	
digital and analog spectrometers.
selectively can be enabled to force the stored values to an 50	 U.S. Pat. No. 6,653,636, issued Nov. 25, 2003, to Busse et
operational amplifier-based charge sensing circuit via a pair 	 al, and U.S. Patent Publication No. 2003/0146389, published
of buses. The operational amplifier-based charge sensing cir- 	 Aug. 7, 2003, to Busse et al, discloses a sensor and a method
cuit, which includes a pair of switched integrators each of 	 of operating a sensor with includes a plurality of sensor ele-
which is coupled to one of the buses, provides a differential 	 ments (10), each of which includes a radiation-sensitive con-
output based on the values stored by a selected one of the 55 version element (1) which generates an electric signal in
column readout circuits.	 dependence on the incident radiation, and also with means
U.S. Pat. No. 6,380,790, issued Apr. 30, 2002, to Denison, 	 (21 to 26) for amplifying the electric signal in each sensor
discloses an apparatus that includes a switching circuit, an 	 element (10) and a read-out switching element (30) in each
integrator circuit having an input for receiving a first signal	 sensor element (10) which is connected to a read-out line (8)
from the switching circuit, a sensing circuit having an input 60 in order to read-out the electric signal. In order to provide a
for receiving a second signal from the integrator circuit, and	 sensor in which a high stability of the transfer function and a
a control circuit having an input for receiving a third signal
	
favorable signal-to-noise ratio are ensured while maintaining
from the sensing circuit and an output for sending a fourth 	 a comparatively simple and economical construction, the
signal to the switching circuit. In certain applications, the 	 means for amplifying include a respective source follower
integrator circuit includes a first integrator and a second inte- 65 transistor (21) whose gate is connected to the conversion
grator having an inverting terminal connected to an inverting 	 element (1), whose source is connected on the one side to an
terminal of the first integrator. The second integrator also 	 active load (23) and on the other side to one side of a sampling
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capacitor (26), the other side of the sampling capacitor (26)
being connected to the read-out line (8) via the read-out
switching element (30), a respective reset element (27) being
connected to the conversion element (1) so as to reset the
conversion element (1) to an initial state.
U.S. Pat. No. 6,703,959, issued Mar. 9, 2004, to Kuwabara,
discloses a signal detecting method of repeating the processes
of initiating accumulation of charge signals by switching an
integrating amplifier to an accumulator mode, retaining a first
electric signal outputted from the integrating amplifier imme-
diately after switching to the accumulator mode, finding a
difference as a signal component between a second electric
signal outputted from the integrating amplifier immediately
before switching to a reset mode after completing accumula-
tion of the charge signals and the first electric signal, and
converting and outputting the signal component into a digital
signal. Here, the signal component concerning a first charge
signal is retained by second signal retaining means and then
converted into the digital signal. Further, the integrating
amplifier is switched to the accumulator mode after complet-
ing accumulation concerning the first charge signal but before
completing conversion into the digital signal to initiate accu-
mulation concerning a second charge signal.
U.S. Pat. No. 6,917,041, issued Jul. 12, 2005, to Doty et al,
discloses an event-driven X-ray CCD imager device that uses
a floating-gate amplifier or other non-destructive readout
device to non-destructively sense a charge level in a charge
packet associated with a pixel. The output of the floating-gate
amplifier is used to identify each pixel that has a charge level
above a predetermined threshold. If the charge level is above
a predetermined threshold the charge in the triggering charge
packet and in the charge packets from neighboring pixels
need to be measured accurately. A charge delay register is
included in the event-driven X-ray CCD imager device to
enable recovery of the charge packets from neighboring pix-
els for accurate measurement. When a charge packet reaches
the end of the charge delay register, control logic either dumps
the charge packet, or steers the charge packet to a charge FIFO
to preserve it if the charge packet is determined to be a packet
that needs accurate measurement. A floating-diffusion ampli-
fier or other low-noise output stage device, which converts
charge level to a voltage level with high precision, provides
final measurement of the charge packets. The voltage level is
eventually digitized by a high linearity ADC.
U.S. Patent Publication No. 2004/0026623, published Feb.
12, 2004, to Doty et al, discloses an event-driven X-ray CCD
imager device that uses a floating-gate amplifier or other
non-destructive readout device to non-destructively sense a
charge level in a charge packet associated with a pixel. The
output of the floating-gate amplifier is used to identify each
pixel that has a charge level above a predetermined threshold.
If the charge level is above a predetermined threshold the
charge in the triggering charge packet and in the charge pack-
ets from neighboring pixels need to be measured accurately.
A charge delay register is included in the event-driven X-ray
CCD imager device to enable recovery of the charge packets
from neighboring pixels for accurate measurement. When a
charge packet reaches the end of the charge delay register,
control logic either dumps the charge packet, or steers the
charge packet to a charge FIFO to preserve it if the charge
packet is determined to be a packet that needs accurate mea-
surement. A floating-diffusion amplifier or other low-noise
output stage device, which converts charge level to a voltage
level with high precision, provides final measurement of the
charge packets. The voltage level is eventually digitized by a
high linearity ADC.
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The related art disclosed above does not provide a single
channel detector circuit that may be utilized with a wide
variety of detectors and improve the response of existing
detectors. Those skilled in the art have long sought and will
5 appreciate the present invention that addresses these and
other problems.
SUMMARY OF THE INVENTION
to	 An objective of the present invention is to provide
improved radiation detector circuitry.
Another possible objective of the present invention is to
provide an improved integrator circuit for receiving pulses
from the radiation detector.
15
Yet another possible objective of the present invention is to
provide an improved event detector utilizing a specialized
hysteresis two-threshold method for producing event signals.
Yet another possible objective of the present invention is to
20 provide a peak voltage detector with reduced drift noise by
utilizing correlated double sampling for the detected peak
value and the base reset value.
A possible advantage of the present invention may com-
prise utilizing sufficient bits in an analog to digital circuit for
25 processing the detected peak voltage to provide a wide
dynamic range over which the detected peak voltage can be
usefully processed thereby eliminating electronic design
adjustments for particular detectors and/or the ability to pro-
cess high and low energy pulses in a single electronics chan-
3o nel.
Yet another possible objective of the present invention may
comprise producing data collection processing signals
locally without the need for a central computer.
Yet another possible objective of the present invention may
35 comprise features of the circuitry which may be repro-
grammed either remotely or locally.
Yet another possible objective of the present invention may
comprise a radiation detector circuit that may be utilized with
40 a variety of different radiation detectors.
Any listed objects, features, and advantages are not
intended to limit the invention or claims in any conceivable
manner but are intended merely to be informative of some of
the objects, features, and advantages of the present invention.
45 In fact, these and yet other objects, features, and advantages
of the present invention will become apparent from the draw-
ings, the descriptions given herein, and the appended claims.
Accordingly, in one embodiment the present invention pro-
vides a method for detecting charged particle radiation or
50 uncharged radiation that impinge on a radiation detector. In a
preferred embodiment, the radiation detector produces pulses
of electrical charge. The radiation detector may operate at a
high voltage, typically over 50 volts, or may not require a high
voltage. The radiation may comprise charged particle radia-
55 tion or uncharged radiation that impinge on a radiation detec-
tor. The electrical pulses may comprise an amount of electri-
cal charge that corresponds to the total energy deposited in the
radiation detector by the radiation. The method may comprise
one or more steps such as, for instance, providing a circuit
60 comprising a capacitance connected between a first node and
the second node, connecting the circuit to the radiation detec-
tor such that the electrical charge produces a voltage across
the capacitance, and connecting an amplifier input to the first
node. Other steps may comprise configuring the amplifier to
65 produce voltage pulses at an amplifier output representative
of the electrical pulses wherein a peak voltage represents the
energy in the radiation, and providing a current feedback loop
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from the amplifier output to the amplifier input such that the
current feedback loop supplies a current error signal to the
amplifier input.
The method may comprise other steps such as providing
resistance between the first node and the second node such 5
that the resistance is in parallel with the capacitance and such
that a DC current error signal passes through the resistance to
the amplifier input. The method steps may comprise selecting
a magnitude of the resistance such that a discharge rate of the
capacitance is much slower than an anticipated pulse width of 10
the electrical pulses. The method may comprise providing an
operational amplifier in series with the feedback loop from
the amplifier output to the amplifier input.
In one embodiment, the method may comprise selecting
the capacitance to produce a desired peak output voltage V. 15
for a respective radiation event in terms of volts per energy
such that:
E.,.10'	 20
Vo = cf
where
25
E is the energy of the incident radiation in Mega electron
voltages (MeV), e is the charge of an electron (1.6x10 -19
coulombs), the 10 6 converts MeV to eV, e is the detector's
required energy, in eV, to produce an electron-hole pair (3.62
is a typical value for certain silicon solid state detectors 30
employed at 300° K.), and Cfis the capacitance.
The method may also comprise applying the peak output
voltage to a peak voltage detection circuit to produce an
analog detected peak voltage, holding the analog detected
peak voltage, and subsequently converting the analog 35
detected peak voltage to a peak voltage digital value. In one
embodiment, the method may comprise resetting the peak
voltage detection circuit to an analog base value, converting
the analog base value to a base value digital voltage, and
determining a corrected peak voltage reading by calculating a 40
difference between peak voltage digital value and the base
value digital voltage. In one very specific embodiment, the
method might possibly also comprise providing sufficient bits
during the converting such that each bit represents less than
100 microvolts of the analog detected peak voltage depend- 45
ing, for instance, on the maximum voltage range of the cor-
rected peak voltage. More generally, the method may also
comprise providing sufficient bits during the converting such
that a wide dynamic range is achieved alleviating the need for
a high gain channel and a low gain channel to cover the span 50
of possible radiation events.
The method may comprise steps such as utilizing the volt-
age pulses at the amplifier output for producing an event
detection signal when a threshold voltage is reached, utilizing
the event detection signal to start a timing routine which 55
produces a start signal to start the converting of the analog
detected peak voltage to the peak voltage digital value, and
after the converting, then subsequently producing a reset
signal to reset the peak voltage detection circuit to an analog
base value. A data collection control, such as a state machine 60
or other type of timing circuit may be utilized to produce a
timing routine comprising timing signals applied to the
appropriate circuits as required.
In one embodiment, the state machine or data collection
control or other timing or logic circuit may produce signals to 65
start the analog to digital converter to sample the analog
detected peak voltage to produce a digital detected peak volt-
10
age, transfer the digital detected peak voltage value to the
memory, create a time tag, and store the time tag along with
the digital detected peak voltage in a memory, which may be
a short term memory and/or a more permanent memory
which may be accessed for analyzing the data.
The method may comprise counting a number of radiation
events or event detection signals produced during a selected
period of time and/or providing a clock for storing an asso-
ciated time with the peak value digital value and/or providing
memory for storing a plurality of the peak voltage digital
values with a plurality of the associated time and for storing
the number of the event detection signals produced during a
period of time.
In one embodiment, the method may further comprise
providing a bus for connection to a computer to transfer the
stored plurality of the peak voltage digital values, associated
time tags, and the number of the events detected during a
period of time.
The method may comprise utilizing the voltage pulses at
the amplifier output for producing an event detection signal
when an analog value leading edge threshold voltage is
reached, and subsequently preventing another event detection
signal from being produced until an analog value trailing edge
threshold voltage, which is lower than the leading edge
threshold voltage, is reached. The method may comprise pro-
ducing a digital value leading edge threshold voltage and
converting the digital value leading edge threshold value to
the analog value leading edge threshold value.
In one embodiment, the method may comprise reprogram-
ming the analog value lead edge threshold value by producing
a new digital value leading threshold voltage and transferring
the new digital value threshold voltage through a standard bus
connection to a logic circuit, which might be for example, a
field programmable gate array. The method may further com-
prise providing a high voltage circuit to adjustably supply the
voltage of from perhaps zero to over 500 volts or thousands of
volts to the radiation detector, utilizing software in a com-
puter to select a new high voltage for the radiation detector,
and communicating through a standard bus to change to the
new high voltage for the radiation detector.
The invention may further comprise a radiation processing
circuit for processing pulses of electrical charge produced by
a radiation detector and may utilize one or more components
such as, for instance, a parallel circuit which may comprise a
capacitance in parallel with a resistance. The parallel circuit
may comprise a first end and second end with the first end
being electrically connected to the radiation detector for
receiving the electrical pulses and for producing a voltage
across the capacitance. An amplifier input may be connected
to the first end of the parallel circuit with the amplifier being
configured to produce an output voltage at an amplifier output
representative of the voltage across the capacitor. A feedback
loop for the amplifier may connect the amplifier output to the
amplifier input with the parallel circuit being connected in
series with the feedback loop such that a current error feed-
back signal is directed from the second end of the parallel
circuit to the first end of the parallel circuit and back to the
amplifier input. Thus, in one embodiment, the feedback loop
comprises a DC feedback loop through the resistance. The
radiation processing circuit may further comprise an opera-
tional amplifier in series with the feedback loop from the
amplifier output to the amplifier input such that the opera-
tional amplifier produces the current error signal for applica-
tion to the second end of the parallel circuit.
The resistance parallel to the capacitance may comprise a
magnitude such that the discharge rate of the capacitance is
much slower than an anticipated pulse width of the electrical
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pulses. The parallel circuit may be in a configuration such that 	 required to be greater in absolute magnitude with respect to
the voltage across the capacitance is proportional to the 	 the trailing edge threshold voltage.
energy in the incident radiation for a respective of the elec- 	 In one possible embodiment, the leading edge threshold
trical pulses. The amplifier may be configured to produce 	 voltage may be greater in absolute magnitude with respect to
output voltage pulses at the amplifier output which are pro- 5 the trailing edge threshold voltage by an amount of from 4
portional in magnitude to the energy in the incident radiation	 millivolts to 200 millivolts, or by a percentage of the leading
for a respective of the electrical pulses. 	 edge threshold voltage, or by a percentage of a fixed voltage.
The radiation processing circuit may further comprise a 	 The comparator circuit may comprise a capacitance con-
peak detect circuit operable to produce an analog detected
	
figured to cause the analog trailing edge threshold voltage be
peak voltage from the output voltage pulses at the amplifier io different than the analog leading edge threshold voltage as a
output, the peak detect circuit may comprise an electronic 	 result of increasing slew rate.
switch responsive to a reset signal to reset the peak detect	 A method for processing radiation detector pulses may
circuit to produce an analog base value, and an analog to 	 comprise connecting the detector pulses to an event detector,
digital converter operable to produce a digital detected peak 	 configuring the event detector circuit suchthat when a leading
voltage from the analog detected peak voltage. Other compo-  15 edge of a respective of the detector pulses becomes greater in
nents may comprise a timing circuit operable to provide a 	 absolute magnitude than a leading edge threshold voltage,
start signal to start operation of the analog to digital converter	 then the event detector produces an event output signal. Other
to produce the digital detected peak voltage. The timing cir-	 steps may comprise preventing the event detector from pro-
cuit may also be operable to subsequently produce the reset	 ducing a subsequent event output signal until a subsequent
signal to reset the peak detect circuit to thereby produce the 20 trailing edge of the respective of the detector pulses becomes
analog base value. The timing circuit may also be operable to 	 less in absolute magnitude than a trailing edge threshold
initiate operation of the digital converter to produce a digital 	 voltage. The leading edge threshold voltage may be greater in
base value from the analog base value. 	 absolute magnitude than the trailing edge threshold voltage to
The event detector circuit may comprise a comparator and 	 prevent false signals caused by noise riding on the detector
a leading edge threshold circuit where the leading edge 25 pulses.
threshold circuit is operable to convert a digital leading edge 	 The method may further comprise producing a digital lead-
threshold value into an analog leading edge threshold voltage. 	 ing edge threshold value, and converting the digital leading
The comparator is then operable forproducing an event signal 	 edge threshold value to the leading edge threshold voltage.
in response to the output voltage pulses at the amplifier output 	 Other steps may comprise reprogramming the event detec-
and the analog leading edge threshold voltage. 	 30 for circuit by producing a new digital leading edge threshold
In one preferred embodiment, the comparator is configured	 value and transferring the new digital leading edge threshold
such that a trailing edge threshold voltage must be triggered	 value through a standard bus connection to a logic circuit,
before the comparator produces a subsequent event signal. 	 which may or may not be a field programmable gate array, and
In yet another possible embodiment, the radiation detector 	 then on to a digital to analog converter (DAC) which controls
circuit may further comprise a computer and a standard bus in 35 the threshold of the event detector comparator.
communication with the computer. The computer and the 	 Another embodiment may provide a system comprising a
standard bus may be configured such that the computer is	 plurality of radiation processing circuits for processing elec-
operable to reprogram the leading edge threshold circuit and 	 trical pulses produced by a plurality of respective radiation
provide a different digital leading edge threshold value for	 detectors. The plurality of radiation processing circuits may
producing a different analog leading edge threshold voltage. 40 comprise elements such as an event detector circuit for pro-
The computer may also be able to transfer the digital detected
	
ducing an event signal for each of the plurality of radiation
peak voltage and the time value for the digital detected peak	 processing circuits. Other elements may comprise a peak
voltage from the memory to the computer through the stan-	 detect circuit to produce an analog detected peak value and an
dard bus.	 analog base reset voltage for each of the plurality of radiation
In another embodiment, a radiation processing circuit 45 processing circuits and an analog to digital converter. A
comprises input circuitry for receiving the electrical pulses	 memory for each of the plurality of radiation processing
produced by the radiation detector and producing processed 	 circuits may be utilized for storing collected data. Other ele-
voltage pulses, a memory for storing a digital leading edge 	 ments may comprise at least one computer and/or a bus for
threshold value, and/or a digital to analog converter circuit 	 interconnecting the memory to the computer for transfer of
operable to receive the digital leading edge threshold value 50 the collected data to the computer for each of the plurality of
and produce an analog leading edge threshold voltage. In one	 radiation processing circuits.
preferred embodiment, a comparator circuit is provided that 	 In another embodiment, the invention may comprise a
is operable for producing an event signal in response to the	 radiation processing circuit operable for selective connection
processed voltage pulses and the analog leading edge thresh- 	 to any of a plurality of different radiation detectors. In this
old voltage. The comparator may be configured such that 55 embodiment, components may comprise a high voltage
once the event signal is produced then an analog trailing edge 	 power supply adjustable for each of the plurality of different
threshold voltage must be triggered before the comparator 	 radiation detectors, and a digital controller for the high volt-
resets so as to be operable to produce a subsequent event 	 age power supply for selectively controlling voltage applied
signal, the analog trailing edge threshold voltage being dif- 	 to the power supply from zero volts to greater than 500 volts,
ferent than the analog leading edge threshold voltage. The 60 e.g., 1000 or 3000 volts, in response to a digital high voltage
comparator circuit may comprise a resistance connected to an 	 control value. An input circuit may be utilized to produce
output of the comparator with a magnitude and being config- 	 voltage pulses in response to the electrical pulses from the
ured to produce the trailing edge threshold voltage. 	 radiation detector. An event detector with a comparator may
In one embodiment, the comparator may be configured for 	 be utilized to produce an event signal in response to the
producing the event signal when the processed voltage pulses 65 voltage pulses and an analog threshold voltage. A digital to
become equal to or greater than the analog leading edge 	 analog converter may be utilized to produce the analog
threshold voltage. The leading edge threshold voltage may be 	 threshold voltage from a digital threshold value. A peak detect
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circuit may be utilized to produce an analog detected peak
value and an analog base reset voltage. A control circuit may
be utilized to control a data collection circuit upon receipt of
the event signal and to store collected data. In one embodi-
ment, the control circuit may interface with the digital con-
troller for the high voltage power supply and the digital to
analog converter. A bus interface may be utilized for connect-
ing the control circuit to a computer whereby the high voltage
and the analog threshold voltage may be selected for any of
the plurality of different radiation detectors by providing the
digital high voltage control value and the digital threshold
value from the computer to the control circuit.
The radiation processing circuit may further comprise an
analog to digital conversion circuit for each of the plurality of
radiation processing circuits operable to convert the analog
detected peak voltage and the analog base reset voltage to
digital values. A corrected peak value may be produced by
utilizing the digital values of the detected peak voltage and the
base reset voltage, such as by correlated double sampling
(CDS) wherein the base reset voltage may be subtracted from
the detected peak voltage.
In yet another embodiment of the present invention for a
system with a peak detector utilizing correlated double sam-
pling, the radiation processing circuit may comprise an input
circuit to produce voltage pulses in response to the electrical
pulses. Other elements may comprise an event detector with
a comparator operable to produce an event signal in response
to the voltage pulses and an analog leading edge threshold
voltage. Other elements may comprise a peak detect circuit
operable to produce an analog detected peak value and an
analog base reset voltage. An analog to digital conversion
circuit may be utilized which is operable to convert the analog
detected peak voltage and the analog base reset voltage to
digital values, whereby a corrected peak value is produced by
utilizing the digital values of the detected peak voltage and the
base reset voltage. For instance, a corrected peak value may
be produced by subtracting the base value from the detected
peak value. A control circuit may be provided which is oper-
able to control a data collection circuit upon receipt of the
event signal
In another embodiment of the invention, a radiation pro-
cessing circuit is provided for processing high energy and low
energy pulses produced by a radiation detector through a
single channel. In one possible embodiment, the high energy
and low energy pulses may comprise an energy in a range of
from 0.008 MeV to 500 MeV. High and low energy pulses or
channels are referred to here in terms of a useful range of
absolute values. However, in accord with one possible pre-
ferred embodiment of the present invention, high and low
energy pulses or channels may refer to the idea of an extended
dynamic range that can cover a wide `range' of pulse energy.
In this sense, it is the range that extends from high to low
energy channels rather than the absolute energy that can be
detected and measured. In a presently described embodiment,
the circuit is capable of over 90 dB of dynamic range, 65,536
different levels, whereby due to a high slew rate amplifier,
corrected peak value, and high resolution A/D circuit, as
explained herein it is possible to provide a circuit that can
operate over such a dynamic range. Because of the wide
dynamic range, the circuit of the present invention is in no
way to any particular high and low pulse energy ranges,
which may be largely due to the detector itself. For example,
with a 90 dB dynamic range, the circuit could measure pulses
from 500 MeV down to 0.015 MeV. The same circuit, by
hooking up a different detector, could measure from 1 MeV
down to 0.0000316 MeV, or 1,000,000 MeV down to 31.6
MeV. Related art circuits cannot do this and must be adjusted
to detect and measure, using two separate electronic chan-
nels, any such wide range of high and low energy particles.
Viewed in another way, the high and low energy pulses may
be such that energy of at least some of the high energy pulses
5 are a multiple of 100, 200, 500, 1000, 100,000 or the like as
compared to at least some of said low energy pulses. The
present invention detection and measurement of a larger
range of pulses regardless of their absolute values, using the
same detectors and when switching to different detectors.
10 The processing circuit may comprise an integrator circuit
comprising an input amplifier with a slew rate greater than
1000 V/µsec and being configured to integrate each of the
high energy and low energy pulses and produce a voltage
pulse proportional to the energy of the high energy and low
15 energy pulses. Other elements may comprise a comparator
circuit for receiving the voltage pulse and making a compari-
son with a threshold voltage set to produce an event signal for
both the high energy and low energy pulses. A peak detect
circuit is operable to produce an analog detected peak value
20 and an analog base reset voltage. An analog to digital conver-
sion circuit is operable to convert the analog detected peak
voltage to a digital detected peak value wherein the analog to
digital conversion circuit utilizes sufficient bits in order to
create a wide dynamic range. A control circuit may be utilized
25 to initiate data collection of the analog detected peak value by
activating the analog to digital conversion circuit in response
to the event signal and resetting the peak detect circuit after
the digital detected peak value is produced. A timer may be
used to produce a time tag for association with each digital
30 detected peak value produced by the analog to digital conver-
sion circuit. A short term memory may be provided for tem-
porarily storing the digital detected peak value and the time
tag. An interface may be provided through which each digital
detected peak value and the time tag are transferred to a
35 computer memory, whereupon a plurality of digital detected
peak values and a plurality of corresponding time tags are
available for analysis at a subsequent time.
While the present invention will be described in connection
with presently preferred embodiments, it will be understood
40 that it is not intended to limit the invention to those embodi-
ments. On the contrary, it is intended to cover all alternatives,
modifications, and equivalents included within the spirit of
the invention and as defined in the appended claims.
45	 BRIEF DESCRIPTION OF THE DRAWINGS
FIG.1 is a block diagram for a radiation detection circuit in
accord with one possible embodiment of the present inven-
tion;
50 FIG. 2 is a circuit diagram for a computer adjustable high
voltage detector supply in accord with one possible embodi-
ment of the present invention;
FIG. 3 is a circuit diagram for a high voltage adjustment
55 
circuit in accord with one possible embodiment of the present
invention;
FIG. 4 is a circuit diagram for a charge to voltage conver-
sion/integrator circuit in accord with one possible embodi-
ment of the present invention;
60
	
FIG. 5 is a circuit diagram for a peak detect circuit in accord
with one possible embodiment of the present invention;
FIG. 6 is a circuit diagram for a sample and hold plus
analog to digital conversion in accord with one possible
embodiment of the present invention;
65 FIG. 7 is a circuit diagram which provides event detection
utilizing hysteresis in accord with one possible embodiment
of the present invention;
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FIG. 8 is a block diagram for a logic circuit to provide local
control of the detection circuitry in accord with one possible
embodiment of the present invention;
FIG. 9A is a block diagram for programming interface for
the logic circuit of FIG. 8 to permit local andremoteprogram-
ming or reprogramming of the detector circuitry in accord
with one possible embodiment of the present invention;
FIG. 9B is a continuation of the block diagram of FIG. 9A;
FIG. 10 a block diagram of a bus interface to permit stan-
dardized connection of the detection circuitry to other devices
in accord with one possible embodiment of the present inven-
tion; and
FIG. 11 is a block diagram showing multiple radiation
detection circuits and other equipment interconnected in
accord with one possible embodiment of the present inven-
tion.
DESCRIPTION OF PREFERRED
EMBODIMENTS
Referring now to the drawings, and more particularly to
FIG. 1, there is shown a block diagram for radiation detector
circuit 10 in accord with one possible embodiment of the
present invention. Radiation detector circuit 10 is program-
mable to operate with different radiation detectors and in a
manner that is believed to improve operation of related art
radiation circuits. Accordingly, radiation detector circuit 10
interfaces to radiation detector 12 and provides radiation
events data to data bus 14 which may be a PC104 computer
bus interface or other computer bus. Multiple radiation detec-
tor circuits 10 can be stacked together in a PC104, or other
computer bus, bus stack to create a multiple detector system
as indicated in FIG. 11.
Radiation detector circuit 10 may be programmed to oper-
ate with a wide range of different types of radiation detectors
12 by providing the high voltage and interfacing to detect the
signal produced thereby. In one embodiment, the radiation
detector may be of the semiconductor type. In this case,
radiation detector 12 can be modeled as a diode. A reverse
bias applied to radiation detector 12 by the high voltage 16
creates a depletion region within radiation detector 12. When
charged particles enter the depletion region, free electrons are
created, resulting in an electrical current flow. It will be noted
that a guard ring (not shown) may be utilized if desired for
connection to a solid state diode. For this purpose, a thin
"guard" cathode (not shown) is used around the periphery of
the signal cathode and gives it the same voltage as the signal
anode. The guard collects the noisy surface currents. Since
there is no voltage difference between the signal and guard
anode, no noisy current flows between them and therefore the
signal anode is freed from the surface noise.
In a preferred embodiment, radiation detector 12 is not
integrated into the detection circuit 10 as per related art
designs. Instead, radiation detector 12 circuit includes con-
nectors (not shown) allowing connection of radiation detector
12, or other types of detectors to be used.
Referring to FIG.1 and to FIG. 2, there is shown computer
controllable high voltage power supply 16. In one possible
embodiment thereof, a non-limiting list of some of the pos-
sible purposes of the high voltage power supply 16 may
comprise at least some and possibly all of the following
functions:
a) create 0 to —IOOOV for detector biasing,
b) create the required high voltage from the PC104, or other
computer bus, bus power,
c) employ voltage multiplication to create a high voltage,
low current supply,
16
d) allow high voltage adjustment by PC104, or other com-
puter bus, computer, and/or
e) interface to high voltage measurement circuit so that
high voltage can be measured, monitored, and modified as
5 needed.
Referring to FIG. 2, U27 creates an approximate 2 KHz
oscillator. Its output is used to drive TXl through Q4 and Q3.
The amplitude of the signal within TXl is determined by the
controlling circuit, HV_ADJ which drives the base of Q3.
io The primary side of the circuit runs off +12V in order to be
able to obtain the necessary high voltage output range. TXl is
a small, 25 mW, step up transformer which can transform
input voltages to approximately 100 times their original volt-
age at switching frequencies between 50 Hz to 3 KHz. The
15 diode and capacitor chain on the secondary side of the circuit
then multiply this voltage by 2 for every stage of diodes and
capacitors (e.g. C106, D8, C109, and D9 create one stage).
R75, C104, and R73 create an output filter to suppress the
noise created by this method of creating high voltages with
20 large amplitude oscillations.
High voltage adjustment circuit 18 is shown in FIG. 2 and
in more detail in FIG. 3. High voltage adjustment circuit 18
may be used to:
a) receive an 8 bit value from a logic circuit which might be
25 (field programmable gate array) FPGA 20 or another
type of logic circuit, which provides control over detec-
tion circuit 10, and may be used to adjust the high volt-
age level,
b) convert the 8 bit value to a corresponding analog voltage
30	 between 0 and 12V, and
c) buffer the output driving the high voltage circuit.
In this embodiment, NAND gates U25 and U26 are
employed to invert the default value of the FPGA. When the
FGPA is initially powered on, a high value is present on its
35 pins. If not inverted, this would drive the high voltage circuit
to its maximum level and potentially damage the detector.
Referring to the FIG. 3, C98, and R71 create a negative
voltage reference for the digital to analog (DAC) converter,
U22. Note The circuit uses the PC104, or other computer
40 bus, bus +12V power. A more accurate/stable design could be
realized using a stable +12V reference. The digital inputs
HV_ADJ [7 ... 0] are used to adjust the DAC to a level
required to obtain the required high voltage. High voltage
adjustment circuit 18 operates in conjunction with high volt-
45 age measuring circuit 22 (See FIG. 1) to adjust and verify that
the proper high voltage is produced. The computer program
measures the high voltage through the high voltage measur-
ing circuit and then makes continuous adjustments to keep the
high voltage at the correct level. This mechanism ensures that
50 the proper voltage is always applied to any radiation detector
12 withwhichthe radiation detection circuit 10 is used. It also
allows for a computer program to ramp the high voltage up
and down at an appropriate rate to prevent damage to radia-
tion detector 12 during initialization or deactivation. R71 is
55 selected as a trim resistor to set the following relationship
when HV_ADJ [7 ... 0] is OxFF:
VOUT -V^EF(255/256)
A low bias current opamp is required due to the input of the
60 OpAmp`seeing'theDAC internal feedback resistance, nomi-
nally 11 K Ohms. For example, the OP484, U9C has an 80nA
input bias resulting in only 880 µV input offset voltage. C99
provides phase compensation for stability when using high
speed amplifiers. C99 is used to cancel thepole formedby the
65 DAC internal feedback resistance (IIK Ohms) and output
capacitance at the output of U9C. U9C provides a buffered
output to drive the high voltage circuit input.
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Referring to FIG. 1 and FIG. 4, charge to voltage conver-
sion/integrator 24 may preferably perform the following
functions:
a) accept charge created by the particle entering radiation
detector 12,
b) transform the charge into a voltage,
c) integrate the amount of charge to provide the `area under
the curve' or total amount of charge emitted by radiation
detector 12,
d) hold the resulting voltage long enough to be peak
detected in the next circuit,
e) buffer the output so that the input circuit can operate
independently of the output interface, and
I) discharge the capacitor to be ready for the next incoming
pulse.
The output voltage (INT_OUT) is created by the incoming
charge:
VO = 
QD
where Vo is the output voltage, Qn is the charge on the capaci-
tor (supplied by the detector), and Cfis the size of the capaci-
tor (C29).
In order to find the charge from the detector, flowing to the
capacitor, Qn we use the following formula:
E.e.106
QD =
E is the energy of the incident radiation in Mega electron
voltages (MeV), e is the charge of an electron (1.6x10-"
coulombs), the 10 6 converts MeV to eV, e is the detector's
required energy, in eV, to produce an electron-hole pair (3.62
is a typical value for many semiconductor detectors employed
at 300° K.).
Using the equations below, Vo can be determined by know-
ing the size of the capacitor and the incoming charge.
E . e 106
Vo = Cf s
The output voltage per incoming particle energy is of interest.
This is:
Vo e 106
E = Cf - _-
If C29 were selected, for instance, to be 10 pF:
Vo	 1.6 . 10-19 106	4.4mV
E	 10pF.3.62	 MeV
The upper range for this embodiment of integrator circuit
24 might possibly be designed to measure, as an example
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only, 500 MeV particles. For an example 500 MeV particle,
the output of the integrator circuit 24 produces 2.2 volts.
Related art designs utilize voltage feedback. Voltage feed-
back, as the name implies, refers to a closed-loop configura-
5 tion in which the error signal is in the form of a voltage.
Voltage feedback is commonly used in op amp design. The op
amp input then responds to voltage changes and produces a
corresponding output voltage. Current feedback refers to any
closed-loop configuration in which the error signal used for
10 feedback is in the form of a current. A current feedback op
amp responds to an error current at one of its input terminals,
rather than an error voltage, and produces a corresponding
output voltage.
The inventors submit that these related art designs would
15 not allow accurate tracking of the incoming pulse, although
the problem has apparently not been appreciated. By utilizing
current feedback as indicated by arrow 29, the slew rate will
be maximized for the capabilities of any particular op amp
utilized. As a result of the present design, increased charge
20 particle differentiation is available as compared to previous
designs. The related art voltage feedback design results in a
lack of discrimination capability between various charged
particles and radiation sources.
In order to track a 2.2 volt pulse over 5 ns, a 440V/µs slew
25 rate circuit is required. Assuming the worst case would be a
pulse as short as 2 ns, 1100 V/µs slew rate is required. A
preferred high slew rate amplifier for this purpose results in
selection of a current feedback amplifier rather than one with
voltage feedback. AnAD800I OpAmp, which may be used in
30 one preferred embodiment, supplies 1200V/µs slew rate.
717 connector may be included to allow connection to a
pulse generator for test purposes. 75A 7FET increases the
input impedance and serves to isolate the input bias/leakage
current of U8 from the charge storing capacitor C29 (10 pF.)
35 7513 is configured as a constant current source which results in
directing all the incoming signal current into the non-invert-
ing input of U8. Because a current feedback amplifier is used,
C29 cannot be put directly in the feedback path. Instead, U7
is required as a buffer to isolate the capacitor, C29, from U8's
40 feedback path. R36 (107 ohms) may be utilized for circuit
stability (damping). The output of the circuit idles at a DC
voltage of about 0.35V (from tests).
R12 (1 MEG) plays two roles, providing a DC feedback
loop for the circuit and discharging C29 with a time constant
45 of 10 µs. The time constant is much greater than the antici-
pated width of the detector pulses to be detected as discussed
above. Accordingly, due to current feedback, parallel circuit
26, comprising C29 in parallel with R12, is in series with the
current feedback path. DC current flows through R12 as indi-
50 cated by arrow 28, whereupon the current feedback is applied
to amplifier input 30.
Referring now to FIG. 1 and FIG. 5 there is shown peak
detect circuit 32. Preferred embodiment purposes of the peak
detect circuit 32 may include:
55	 a) receive the incoming pulse from integrator 24,
b) provide DC offset and gain to meet the analog to digital
converter's —2.5 to +2.5V input range,
c) detect and hold the peak of the incoming pulse long
enough for sample and hold circuit 36 to acquire the signal,
60	 d) increase the time scale of the signal from the 200 ns
range to the 200 µs range, and/or
e) reset the peak held signal via control from FPGA 20
logic.
718 maybeusedto allow the injection of a signal to emulate
65 integrator 24 output for testing. 723 is the test point for the
gain stage output (U3A) and 724 is the test point for the peak
detector output (U3C). 718 can be used to install sensors with
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a remote preamp. U24 provides a constant DC offset to the
output of the gain stage regardless of PC104, or other com-
puter bus, bus power fluctuations. The signal from the previ-
ous stage is AC coupled via C163 so that its DC variations do
not affect this stage. In the present design, U3A, the gain
stage, amplifies the signal by 2.27 resulting in a 5V signal
created from a 500 MeV event at U3A's output. C132 (10 pF)
may be included for stability, creating a lowpass filter with a
-6 dB point at 1.6 MHz.
The output of the gain stage (U3A) is also passed to event
detection circuit 34 via GAINST_OUT. This configuration
allows the non-peak detected signal to be used to trigger the
event detection process indicating that an event has occurred.
This method is desired to implement hysteresis by detecting
the rising and falling slopes of the gain stage output as dis-
cussed hereinafter in the description of event detection circuit
34. A node analysis of the gain stage, U3A, provides the
relationship of its output, pin 1 of U3A, versus its input, pin 3
of U3A:
Vo - Vi
R20 — 12
Vo is the output voltage, pin 1 of U3A, Vi is the input
voltage, pin 2 and pin 3 of U3A (pin 2 and 3 are equal due to
the negative feed back through R20). R20 (1 OK) is the feed-
back resistor, and iz is the current through R20.
Vi — 2.5
R19 "
R19 (1 OK) connects the circuit to the 2.5V bias supply in
order to make the range -2.5 to +2.5 for the analog to digital
converter. The current through R19 is i3.
Vi
R22 — i3
R22 (31.6K) is the incoming signal gain setting resistor.
The current through R22 is i3.
it+l3—t2
All the currents entering and leaving the node, Vi (pin 2 of
U3A) must equal.
Vo — Vi	 Vi Vi-2.5
— —R20	 R22 + R19
Vo Vi Vi Vi	 2.5
R20 — — +720 — +R22 _R_ — —R19
	
R19
R20 R20 R20	 2.5 - R20
Vo= 4 + 719)+ I720 2 R19
R20 R20 2.5 - R20
Vo =4 - + 719 R19
Peak detect circuit 32 in the present embodiment may be
based on the OP-467 OpAmp. This is a voltage feedback
amplifier with a slew rate of 170V/µs. While the high slew rate
of integrator 24 provides an improved response as compared
to related art designs, a slower slew rate is acceptable here due
20
to the time stretching of the signal by integrator circuit 24. In
order to rise to the needed 2.2 volt input within 100 ns, only a
22 V/µs slew rate is required.
The output of the gain stage, U3A is passed to the input of
5 U313, the peak detection circuit. U313 forms a `superdiode'
configuration with D4 and J4A. This configuration over-
comes the voltage drop (approx. 0.6V) normally associated
with a forward conducting diode. Current is flowed through
D4 whenever the signal on pin 5 (non-inverting input) of U3B
io exceeds that of pin 6 (inverting input) of U313. The resulting
charge is stored on the capacitor C51 (1500 pF) to create the
peak incoming voltage. AA functions to increase the imped-
ance seen by C51 and decreasing its discharge rate. D3 serves
to maintain U313's stability in the case of reverse voltages
15 appearing on pin 7 of U313. In this case, the loop is closed
employing D3 and R24 rather than allowing U313 to become
an open loop, large gain circuit. C42 (150 pF) is included for
stability and low pass filtering.
Peak detect discharge circuit 39 is made up of Q1, Q2 and
20 supporting circuitry. Peak detect discharge circuit 39 receives
a negative going pulse from FPGA 20 turning Q1 on. Q1 then
supplied a positive voltage to Q2 turning it on as well and
discharging C51 (1500 pF) through R27 (10 k) to produce a
base reset value output from U3C. R30 (10.2 k) and C52 (10
25 pF) facilitate turning Q2 off, and R25 (102 k) performs a
similar function for Q1. D5 clamps the incoming voltage to
ensure that it does not go appreciably negative (mostly
needed for testing with a function generator). R49 (51.1) is a
matching resistor for use with a function generator and should
3o not be populated in the flight design. Peak detect discharge
circuit, as indicated at 39 in FIG. 5, receives signals from a
+3.3V FPGA thus requiring Q1 to employ +33V. Not doing
so would supply +5V to FPGA 20 outputs in some situations.
U3C is a voltage follower used to buffer the resulting peak
35 detected signal whereby peak detect circuit 32 produces a
detected peak voltage and base reset voltage.
Referring to FIG. 1 and FIG. 6, there is shown the com-
bined sample and hold (S/H) circuit 36 and analog to digital
converter circuit (ADC) 38, both of which may be imple-
40 mented in integrated circuit U11 in FIG. 5.
Sample and hold circuit 36 may be utilized as follows:
a) take a sample of the signal produced by peak detection
circuit 32,
b) hold the sample long enough for the analog to digital
45 converter circuit (ADC) 38 to create a quantized number
representing the voltage level on S/H 36,
c) sample both the detector output signal and the reset value
for the purpose of performing correlated double sampling,
and
50 d) suppress droop characteristics over the time required for
ADC 38 to produce its results. Droop error is kept low in the
present design. Droop error is the error due to discharge of
capacitor 51 which occurs during periods of long peak-hold
duration.
55 Previous designs did not appreciate the advantages of using
correlated double sampling (CDS) as described herein. The
inventors submit that an advantage of CDS is that it subtracts
correlated noise between the reset sample and the data
sample. This decreases low frequency noise such as drift.
60 Only the signal created by the radiation event are measured
rather than any spurious offsets.
A non-limiting list of purposes of analog to digital conver-
sion (ADC) circuit 38 may or may not comprise one or more
or all of the following:
65	 a) produce a numerical representation of the signal being
measured,
b) interface to the FPGA for control signals, and/or
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c) provide the separation point between the analog circuits
and digital circuits.
In the circuitry of combined sample and hold (S/H) circuit
36 and analog to digital converter circuit 38, there are two
distinct power systems being employed. These are analog
power and ground and digital power and ground. Analog
power is shown as +5 VA and analog ground is shown as the
three line ground symbol such as on C63. Digital power is
shown as +5V and digital ground is represented as the triangle
ground symbol like is used on C62. The bypass caps on the
various power interfaces employ both a large tantalum
capacitor and a smaller ceramic capacitor. This arrangement
is being used to allow the bypassing scheme to cover a larger
range of noise frequency than could be covered by a single
capacitor.
The input filter made up of L2, R50, and C80 are in place to
suppress noise spike that emanate from the input of ADC 38
which are caused by the internal signal switching of ADC 38
and S/H 36. ADC 38 is being operated in a single ended mode
by grounding the Ain-input, pin 2 of U11.
The control pins interfacing to FPGA 20 provide the fol-
lowing functions:
SHDN' Power shutdown. When driven low with CS' low
ADC enters `nap mode' [7.5 mW]. When driven low with CS'
high, enters sleep mode [5 mW]. This design employs nap
mode and not sleep mode. Note normal operation during
active is 220 mW. Note nap mode requires a 200 ns wake-up
time, sleep mode requires a 160 ms wake-up time.
CS' Must below for the ADC to recognize CONVST' and
RD'.
CONVST' Conversion start. Conversion starts on its falling
edge when CS' is low.
RD' Read input. Logic low enables the output drivers when
CS' is low.
BUSY' Provides the converter status to the FPGA. It is low
when a conversion is in progress. Data is valid on the rising
edge of BUSY'.
ADC 38 can run up to 333 ksps (kilo samples per second),
but is only being used at 1 ksps in a preferred embodiment of
this application. ADC 38 may be a 16 bit successive approxi-
mation algorithm ADC. In this case, each least significant bit
represents 76.3 µV. By itself it has a signal to noise ratio of 90
dB and 100 dB total harmonic distortion. It has no missing
codes, and no pipeline delay. The internal reference (15 ppm/°
C.) is used rather than employing an external one. The inter-
nal clock runs asynchronous to the FGPA. The full-scale input
range is —2.5V to +2.5V. The present design eliminates the
need for two separate channels one of which is at high gain for
smaller signals. The two separate channel process has been
used perhaps for decades and those of skill have not appreci-
ated that it is unnecessary. The present design eliminates the
two channel design as used in the related art, and which must
normally be specially tuned to a particular detector and bias-
ing arrangement, and instead provides increased dynamic
range which translates into the ability to detect both high
energy and low energy events with the same configuration,
and for improved use with different detectors.
High and low energy pulses or channels may be referred to
here in terms of a useful range of absolute values. However, in
accord with one possible preferred embodiment of the present
invention, high and low energy pulses or channels may refer
to the idea of an extended dynamic range that can cover a wide
`range' of pulse energy. In this sense, it is the range that
extends from high to low energy channels rather than the
absolute energy that can be detected and measured. In a
presently described embodiment, the circuit is capable of
over 90 dB of dynamic range, 65,536 different levels,
whereby due to a high slew rate amplifier, corrected peak
5 value, and high resolution A/D circuit, as explained herein it
is possible to provide a circuit that can operate over such a
dynamic range. The peak voltage of at least some high energy
pulses as compared to at least some low energy pulses may
differ by a multiple of from approximately 100 to 100,000 or
io more and the processing circuit of the present invention will
be able to record accurate values which may be analyzed at a
later time. The related art circuitry is simply unable to do this
and therefore requires special channels for relatively high and
low energy pulses.
15 For instance, peak detect circuit 32 is operable to produce
a range of output which might be called a maximum voltage
range, or maximum dynamic voltage range, or maximum
range. If the maximum dynamic voltage range is 5 volts for
said analog detected peak voltage, then analog to digital con-
20 version circuit 38 utilizes sufficient bits such that digital val-
ues produced thereby have a resolution of the maximum
range of said analog detected peak voltage, or 5 volts, divided
by at least 60,000, or in this case by 65,536. The actual
number of bits may be varied appreciably but it will be appre-
25 ciated that only if the analog detected peak voltage is of
suitable quality as taught by the techniques herein, that the
high resolution will be useful. However, with a good quality
or accurate and low noise analog detected peak voltage, then
the resolution provided eliminates the need for separate elec-
30 tronic channels.
Because of the wide dynamic range, the circuit of the
present invention is in no way to any particular high and low
pulse energy ranges, which are largely due to the detector
itself. For example, with a 90 dB dynamic range, the circuit
35 could measure pulses from 500 MeV downto 0.015 MeV. The
same circuit, by hooking up a different detector, could mea-
sure from 1 MeV down to 0.0000316 MeV, or 1,000,000 MeV
down to 31.6 MeV. High and low energy pulse energy ranges
may also be specified as a multiple of each other. For instance,
40 the high energy pulses may comprise a detected peak value
greater than one hundred or greater than two hundred or
greater than five hundred times an anticipated detected peak
value of the low energy pulses. Related art circuits cannot do
this and must be adjusted to detect and measure, using two
45 separate electronic channels, any such wide range of high and
low energy particles. The present invention detection and
measurement of a larger range of pulses regardless of their
absolute values, using the same detectors and when switching
to different detectors. For instance, high and low energy par-
50 ticles result in production of what may be referred to as high
energy pulses and low energy pulses, and where at least some
of the high energy pulses and low energy pulses may differ
from each other by a factor of 100, 200, 500, 10,000, 100,000
or greater.
55 S/H 36, ADC 38, and peak detection reset may be hardware
controlled by a suitable state machine implemented in FPGA
20, such as state machine 68 shown in FIG. 8. Thus; state
machine(s) 68 acts a data collection control. Other types of
logic or logic circuitry may also be utilized. In this example,
60 the state machine may operate on a 10 KHz clock (0.1 ms).
The state machine can complete its cycle in 10 clock cycles or
1 ms resulting in the 1 KHz radiation event sampling rate.
Referring to FIG.1 and FIG. 7 there is shown event detec-
tion w/ hysteresis circuit 34. A threshold adjust circuit 46 may
65 be computer controlled and is used to apply a threshold volt-
age to comparator circuitry 48 which utilizes comparator U4
to determine when an event is detected. As non-limiting
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examples, event detection circuit 34 may be used to perform
some or all of the following functions:
a) receive an 8 bit number via threshold adjust 46 from
FPGA 20 for setting the detection threshold. The detection
threshold by be changed as desired for changing radiation 5
detectors 12, or for detecting different types of radiation
pulses with the same radiation detector 12, or for other rea-
sons
b) allow the setting of the threshold of 0 to 25% of maxi-
mum circuit dynamic range (500 MeV),	 10
c) select events detected via the threshold level,
d) employ hysteresis to suppress false triggering on noisy
rising edges of detector pulse,
e) supply event pulse FPGA 20 for two purposes: start of
data gathering process for event, and counting of number of 15
events occurring per minute, and
I) triggers the storing of time tags with each measured and
stored radiation event.
In one embodiment, event detector circuit 34 can measure
up to 1000 events per second, but event counter is asynchro- 20
nous to system clock and can count more than 1000 events per
second. In one embodiment, a 15 bit time tag counter may be
used which has a 0.1 ms period, wrapping around in 3.2768
seconds.
One of the problems with related art designs is sensitivity 25
to noisy detector pulse signals. In many cases, noise will be
present on these signals. This resulted in spurious false trig-
gers during the rising edge of the pulse being detected.
Related art designs designed for particular detectors may use
specialized biasing circuits to attempt to overcome these 30
problems. The present invention provides hysteresis tech-
niques for this purpose as discussed below that are so effec-
tive that the present design can be utilized with different
radiation detectors.
Employing hysteresis as discussed herein ensures that only 35
onepulse is produced per each rising edge, and only onepulse
produced per radiation event. In one preferred embodiment,
effectively two different triggers are utilized, namely a lead-
ing edge trigger for the leading edge of the detector pulse and
a trailing edge trigger for the trailing edge of the detector 40
pulse. In other words, there is what may be referred to as a
leading edge threshold voltage or value and a trailing edge
threshold voltage or value that are utilized to effect the hys-
teresis process. The trailing edge trigger, or leading edge
threshold voltage or value, may be preferably less in magni- 45
tude than the leading edge trigger by an amount of noise in the
signal and in this embodiment is set for a desired amount by
R8 as discussed below. As an example of operation, for a
positive pulse, if the leading edge trigger is set to a one volt
signal, thenthe trailing edge trigger, ortrailing edge threshold 50
voltage or value, might be set at some desired number of
millivolts, e.g., 20-70 millivolts below this level with R8. In
this way, a leading edge with 10 millivolts of noise riding on
the signal would not oscillate around the one volt trigger level
as the leading edge approaches the one volt level, and thereby 55
indicate more events than actually occurred. Instead, once the
event is triggered, then the input signal level will have to drop
back to the trailing edge trigger before the circuit will produce
another event output signal. It will be noted that the same
principle may be used for a negative going pulse whereby the 60
absolute magnitude of the leading edge trigger voltage will
still be greater than that of the trailing edge trigger voltage,
e.g. a leading edge trigger for a negative pulse may be —1 volt
and a trailing edge trigger might be —0.97 volts.
Referring to the FIG. 7, C1 (0.1 µF), R2 (5.23 k), D6 65
(D1N4150) and C4 (1 µF) create a negative voltage reference
for the digital to analog (DAC) converter, U2. The digital
24
inputs EV_DACD [7 ... 0.0] provides a leading edge thresh-
old digital value from FPGA 20 which is converted by U2 to
an analog leading threshold voltage at pins 1 and 2. The
digital inputs EV_DACD [7 ... 0.] are used to adjust the DAC
to a level representing approximately 0 to 25% of the circuit's
full scale, 5V ADC input or 500 MeV radiation event. R3 is
selected as a trim resistor to set the following relationship
when EV_DAC [7 ... 0] is OxFFFF:
VOUT -V^EF(255/256)
A low bias current opamp is required due to the input of the
opamp `seeing' the DAC internal feedback resistance, nomi-
nally I I  Ohms. The OP467, U31) has a 10 nA input bias
resulting in only 110 µV input offset voltage. C7 (33 pF)
provides phase compensation for stability when using high
speed amplifiers. C7 is used to cancel the pole formed by the
DAC internal feedback resistance (IIK Ohms) and output
capacitance at the output of U31).
Resistors R37 (51.1K), and R38 (200K) take the 0 to
approx. 0.5V input from the DAC and translates it into 1 to
1.375V for comparison with the incoming signal pulse. The
comparison is implemented by the comparator U4. R5
(184K), R7 (150K), and R39 (150K) are used to translate the
incoming —2.5V to +2.5V signal into 1 to 2.5V. The incoming
signal, PULSE _IN is connected to the gain stage output
GAINST_OUT. The 1 to 1.375V signal on the inverting input
of U4 represents 0 to 25% of the 1 to 2.5V signal on the
non-inverting input of U4, allowing pulse detection threshold
over the lower 25% of the detected signal.
R8 (IOM) provides DC hysteresis, and C76 (0.0047 µF)
provides AC hysteresis. In a preferred embodiment, the com-
bination of AC and DC hysteresis creates clean oscillation-
free switching. The use of hysteresis consists of shifting the
input offset voltage of the comparator when the output
changes state. Hysteresis forces the comparator to move
quickly through its linear region, eliminating oscillations by
overdriving the comparator under all input conditions. Hys-
teresis may be AC or DC. AC techniques do not shift the
apparent offset voltage of the comparator, but require a mini-
mum input signal slew rate to be effective.
DC hysteresis works for all input slew rates, but creates a
shift in offset voltage dependent on the previous conditions of
the input signal. R8 may be set for any desired trailing edge
trigger, may be variable, and could be a computer controlled
value, if desired, as is the value for the leading edge trigger.
One advantage of the LT1011 hysteresis configuration, as
used in the example circuit, is that it does not force any signals
back onto the input signal source (potentially changing the
input signal). Instead, it takes advantage of the balance input
pins (pins 5 and 6) to provide fast, clean output switching
from low to high frequencies. Although use of a comparator,
by utilizing a feedback resistor to connect the output to a
non-inverting input, a leading edge threshold and trailing
edge threshold requirement for the comparator could be
effected. AC hysteresis is formed by C76 bypassing one of the
balance inputs, pin 6 to +5 VA. When the output changes, the
balance pins shift slightly. If one is bypassed, pin 6, AC
hysteresis is created. The result of AC hysteresis is that a
larger input offset voltage is required to make the compara-
tor's output switch at higher frequencies than at lower fre-
quencies. This helps decrease false triggers due to noise.
R6 is the pull-up for the open collector output of U4, and
722 is a test point to view the event detection comparator
output.
Referring to FIG. 1, FIG. 7 and FIG. 8, output from pin 7 of
comparator U4 is applied to event counter 40 in FPGA 20
(See FIG. 8). Event counter 40 in FPGA may preferably be a
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16 bit counter that counts each rising edge. "Event counter 40
is asynchronous to the other system clocks (10 KHz clock and
computer bus clock). Comparator U4 threshold level is set
between 0 and approximately 25% of full scale by the 8 bit
EVENT_THRESHOLD/THRS_ADJD [7 ... 0] supplied by
the PC104 bus interface 42. Once per minute, the Event
Counter value is transferred to the EVENT_CNT [15:0] bus
interface 42 area in FPGA 20 and the OK_RD_EVENT_CNT
bit is set. A free running Minute Counter uses the 10 KHz
clock counting from 0 to 599,999 to equal one minute. The
transfer of Event Counter to EVENT _CNT [15:0] occurs on
the rising edge of the 10 KHz clock at count 599,999 of the
Minute Counter. In addition, on the same rising edge, the
minute counter is reset to 0. During the 10 KHz clock cycle
after count 599,999, the Event Counter is reset and starts
counting events for the next minute after one clock cycle (100
µs) has passed. The Event Counter counts events at all time
except for the 100 µs when it is being reset. The Event Counter
is reset on the next count after count 599,999 of the minute
counter (count 0). When the EVENT _CNT [15:0] is read, the
OK_RD_EVENT_CNT bit is reset. Writing a `1' to
RST_EVENT_CNT resets both the minute counter and the
Event Counter. Event counter bus interface signals:
EVENT_CNT [15:0] Reads the number of events that
have occurred within the last minute cycle. It is implemented
as a wrap around counter not stopping at maximum count:
65,535. The event counter is asynchronous and counts each
leading edge of the event comparator (except during 100 µs
each minute required for resetting the counter). The event
counter is transferred to EVENT_CNT [15:0] once per
minute. The event comparator's threshold is set by THRS_
ADJD [7:0]. OK 
–
RD _EVENT_CNT Bit set once per
minute. Bit is set at terminal count of 599,999 on 10 KHz
clock leading edge. Bit is reset when EVENT_CNT [15:0] is
read.
RST_EVENT_CNT Writing `1' resets both event
counter and minute counter. The controlling computer pro-
gram must first write a `1' and then write a `0' as they are
latched.
THRS_ADJD [7:0] Writes to this location sets the
threshold level of the event comparator. Lowest value (0x00)
corresponds to 0 of full scale; highest value (OxFF) corre-
sponds to approximately 25% of full scale.
Referring to FIG. 1, the purpose of temperature circuit 44
is to measure the ambient temperature near the middle of the
circuit board, andprovide the measured temperature to FPGA
20 for interfacing to PC104, or other computer bus, computer.
Temperature circuit 44 and the high voltage measurement
circuit 22 supply data to temperature and high voltage mea-
surement interface 50, which is part of FPGA 20, shown in
FIG. 8.
Ina preferred embodiment, high voltage measure circuit 22
may be utilized to receive the voltage from the high voltage
supply biasing the radiation detector without effecting the
detector signal interface and make a measurement of that
voltage and provide measurement to FPGA 20 for interfacing
through PC104, or other computer bus, as indicated at 14 in
FIG. 1, to local computer 51 or remotely located computer 52,
in FIG. 11. Thus, the high voltage supply is computer con-
trolled and may be varied to provide a reliable voltage and/or
to operate with different radiation detectors.
The purpose of power conditioning circuit 54, shown in
FIG. 1, is to provide multiple ground and power plane isola-
tion via ferrite beads and bypass capacitors, and produce
voltages such as onboard +3.3V voltage not available on
PC104, or other computer bus. The physical circuit is prefer-
ably laid out as multiple non-overlapping ground planes and
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power planes. Each is separated by ferrite beads and local
bypass capacitors. The PC104, or other computer bus, bus
power is used as digital power and ground, since it is an
inherently digital interface. A more quiet analog power and
5 ground are created by ferrite bead isolation and bypassing
physically separated planes. The strategy used in this isola-
tion is one of considering the frequencies of the analog and
digital circuits. For low frequency systems, it is generally best
to have one contiguous ground plane so that there are less DC
io discontinuities. For higher frequency systems, splitting the
ground planes is generally preferred to suppress noise cou-
pling between the digital and analog circuits.
Referring to FIG.1 and FIG. 8, in one embodiment EPLD/
FGPA circuit 20 may be used to perform one or more of the
15 following non-limiting list of functions:
a. provide event counter 40 to count the number of events
occurring per minute,
b. provide PC104, or other computer bus, bus interface 42
to allow access to the circuit via a PC104, or other computer
20 bus,
c. provide S/H control, A/D control, Peak detect reset,
Digital correlated double sample (CDS): receives pulse from
event detection 34 and then proceeds through a step-wise
process to measure and store the radiation event data and
25 associated time tag,
d. provide electronic memory FIFO 56 and 60 two 32
deep by 16 bit FIFOs used to store event data and time tag
respectively,
e. provide Time Tag generator 58-10 KHz clock gener-
so ated time tag, stored with each event to indicate when it
occurred (Time Tag generator 58 may be referred to herein as
a clock or timer), and/or
f. produce system 10 KHz clock generator 62 receives
PC104, or other computer bus, bus clock and divides it down35 to 10 KHz, done for the purpose of keeping all boards in
system synchronized for correlation of incoming radiation
events.
FPGA 20 may be programmed via the PC104 bus or
40 through a programming interface cable. FPGA 20 may beprogrammed locally or remotely as desired. In FIG. 8, A/D
math 64 stands for analog to digital conversion mathematics,
CDS 66 stands for correlated double sampler, and FIFO 56
and 60 stands for first in first out memory. The present inven-
45 tion preferably provides a FPGA to collect and store data.
Previous designs relied on a central computer or processor to
poll, sample, and store the data from the multiple boards in the
system. Implementing a distributed processing methodology
with memory allows each board to sample and store events
50 independently. This results in a higher rate of measurable
radiation events. It also facilitates the determination of coin-
cident events between multiple radiation detection boards in
a system by storing local time tags with each event allowing
comparison between boards, e.g., for instance if the same
55 radiation particle simultaneously impinges on detector 1,detector 2, and/or other detectors as indicated in FIG. 11.
Referring now to FIG. 9A, and FIG. 913, and 10 there is
shown FGPA programming interface 43, which may be used
to perform one or more of the following non-limiting list of
60 functions:
a) provide address decoding of the PC104, or other com-
puter bus, bus address space,
b) allow selection of different addresses for the purpose of
implementing a multiple board system such as that shown in
65 FIG. 11,
c) allow programming of the FGPA from the PC104, or
other computer bus,
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d) provide status bits to be read by the PC104, or other
computer bus during programming,
e)provide connection to the PC104, or other computer bus,
for power, data, and control, and
I) provide power bus filtering of the PC104, or other com- 5
puter bus, bus power: +/-5V, +/-12V.
Standard logic parts are required for this application given
that they have to be operational at turn on and without pro-
gramming. 711 is used to set the address for the read and write
programming port. The address is setto thebase address +6 of io
the particular board. For example, the base address of
0x380+6 is 0x386 implemented by creating the binary num-
ber 1 1000 011X for bits 8 to 0 (SA8 to SAO). Bit 0 and Bit 9
are not included in the setting of the address.
One preferred embodiment of radiation detection system 15
10 allows ground controllers to upload firmware revisions or
modifications to support various mission objectives. It also
allows possible corrupted firmware files to be replaced with
ones of known integrity.
As shown in FIG. 10, the present invention may employ a 20
16 bit bus and may preferably use I/O-mapped I/O. All power
supply voltages, +/-5V and +/-12V are used in the design and
are required to be present on the bus.
As shown in FIG. 10, the present invention preferably
utilizes an industry standard PC104, or other computer bus, 25
bus interface. This increases its utility for use in various
systems and for both space applications as well as terrestrial
applications as indicated in FIG. 11. It also allows multiple
circuit boards to be stacked together or deleted from the
system to make a customizable suite of radiation detection 30
circuits wherein the present invention can support various
radiation detectors. By utilizing the PC104 bus standard,
other instruments employing this bus, could be included in
the same instrument if desired. It also provides for inclusion
of various communications interfaces that can be added or 35
removed by simply changing the types of cards/circuit board
that make up the instrument. PC104 was chosen as an indus-
try standard bus in order to take advantage of commercial
industry components thereby providing lower cost, higher
reliability, and ease of upgrade migration. 	 40
In operation, radiation detection circuit 10 interfaces to
various types of radiation detectors 12 and provide radiation
events data to a PC104 computer bus interface 14. The single
channel circuits can be stacked together in a PC104 bus stack
to create a multiple detector system as indicated in FIG. 11. 45
High voltage 16 biases radiation detector 12 from 0 to
—1000V and may be monitored controlled by a remote or
local computer through bus 14. Readings from high voltage
measurement circuit 22 are read by PC104 computer to verify
correct setting. Radiation detector 12 produces pulses in 50
response to radiation with a pulse width in 1 to 10 ns range.
Charge to Voltage Conversion/Integrator 24 receives incom-
ing charge from detector and creates voltage by integrating
charge across a small capacitor.
Integrator 24 extends the pulse width of pulses from detec- 55
for input of approximate 5 ns to integrator 24 output of
approximately 200 ns before appreciable droop or discharge
of the capacitor. Integrator 24 produces the `area under the
curve' to represent the total charge that has been produced by
the radiation event in the detector. 	 60
Peak Detect Circuit 32 receives the signal from integrator
24 and holds the detected peak voltage created from the
integrated charge. Peak detect circuit 32 produces signal that
last long enough in time to be able to be sampled by Sample
& Hold circuit 36. Peak detector circuit 32 extends 200 us 65
pulse out of integrator 24 to 200 µs pulse. A reset signal is
received by FPGA 20 to create a baseline reset value between
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each sample. The difference between the baseline reset value
and the peak voltage is presently the most preferred embodi-
ment measurement for a corrected peak voltage. Thus, the
measurement is compensated for any baseline drift utilizing
correlated double sampling techniques.
Sample & Hold circuit 36 takes a sample of the signal from
peak detector circuit 32 and holds it for the duration of the
analog to digital conversion. Sample & hold circuit 36
extends the 200 µs pulse from the peak detector circuit 32 to
one required for the analog to digital conversion to complete.
Analog to digital conversion circuit 38 receives analog
signal from sample & hold circuit 36 and converts it to 16 bit
digital number. This circuit also exchanges control signals for
conversion start and end with FPGA 20. Analog to digital
conversion circuit is also used to quantify both the data value
and the reset value for digital correlated double sampling. In
other words, the difference between the two values is the
value for use.
Event detection w/ hysteresis 34, THRS_ADJD [7:0] in
FIG. 8, may be used to set a threshold detection level of 0 to
25% of maximum circuit dynamic range, which may be
adjusted by FGPA 20 to select events detected. Hysteresis is
employed to suppress false triggering on noisy rising edges of
detector pulse by effectively providing two triggering points,
a leading edge trigger and a trailing edge trigger. An event
pulse is supplied to FPGA 20 for two purposes: start of data
gathering process for event, and counting of number of events
occurring per minute. Event detection circuit 34 also causes
the storing of time tags with each measured and stored radia-
tion event.
Temperature circuit 44 may be used to measure and pro-
vides temperature to FPGA 20 for interfacing to PC104 com-
puter. High Voltage Measurement circuit 22 measures and
provides high voltage measurement to FPGA for interfacing
to PC104 computer. Power conditioning circuit 54 provides
multiple ground and power plane isolation. Power condition-
ing circuit 54 may also be used to produce onboard voltages
not available on PC104 bus and/or provide bypass capacitors
for PC104 bus power lines.
EPLD/FPGA 20 includes event counter 40, which counts
the number of events occurring per minute. Bus Interface 42
allows access to the circuit via a PC104, or other computer
bus, bus. State machine(s) 68 provides S/H control for circuit
36, A/D control for circuit 38, peak detect reset for circuit 32,
and recording of the digital correlated double sample (CDS).
State machine(s) 68 thus acts as a data collection control
circuit. FPGA 20 receives pulse from event detection 34 and
then proceeds through a step-wise process to measure and
store the radiation event data and associated time tag. FIFO 56
and 60 are two 32 deep by 16 bit FIFOs used to store event
data and time tag respectively. Time Tag 58 provides a 10
KHz clock generated time tag stored with each event to indi-
cate when it occurred. Clock 62 provides the 10 KHz Clk by
receiving the PC104, or other computer bus, bus clock and
dividing it down to 10 KHz. PC104, or other computer bus,
Bus Interface 42 provides address decoding and data routing
as well as a connection to the PC104, or other computer bus,
bus for power, data, and control.
Thus, while the preferred embodiment of radiation detec-
tor circuit 10 is disclosed in accord with the law requiring
disclosure of the presently preferred embodiment of the
invention, other embodiments of the disclosed concepts may
also be used. In one preferred embodiment, radiation hard-
ened components may be utilized. While values may be given
for components, it will be understood that component types
and values for resistors, capacitors, integrated circuits, and
the like may be varied depending on the application without
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changing the principal of operation discussed hereinbefore.
Therefore, the foregoing disclosure and description of the
invention are illustrative and explanatory thereof, and various
changes in the method steps and the details of the apparatus
may be made within the scope of the appended claims without
departing from the spirit of the invention.
What is claimed is:
1. A radiation processing circuit operable for detecting
charged particle radiation or uncharged radiation that
impinge on a radiation detector, said radiation detector pro-
ducing electrical pulses, said radiation processing circuit
comprising:
a memory for storing a digital leading edge threshold
value;
a digital to analog converter circuit operable to receive said
digital leading edge threshold value and to produce an
analog leading edge threshold voltage;
input circuitry for receiving said electrical pulses produced
by said radiation detector and producing processed volt-
age pulses, wherein said input circuitry comprises an
integrator, wherein said integrator comprises an ampli-
fier configured with a current feedback loop; and
a comparator circuit operable for producing a first event
signal in response to said processed voltage pulses and
said analog leading edge threshold voltage, said com-
parator being configured such that once said first event
signal is produced, subsequent event signals are pre-
vented until a predetermined analog trailing edge thresh-
old voltage is reached before said comparator resets so
as to be operable to produce a subsequent event signal,
wherein said analog trailing edge threshold voltage is
different than said analog leading edge threshold volt-
age.
2. The radiation processing circuit of claim 1, wherein said
comparator is configured for producing said event signal
when said processed voltage pulses become equal to or
greater than said analog leading edge threshold voltage.
3. The radiation processing circuit of claim 1, wherein said
comparator circuit comprises a resistance with a magnitude
and being configured as part of said comparator circuit to
produce said trailing edge threshold voltage.
4. The radiation processing circuit of claim 1, wherein said
leading edge threshold voltage is greater in absolute magni-
tude with respect to said trailing edge threshold voltage.
5. The radiation processing circuit of claim 1, wherein said
leading edge threshold voltage is greater in absolute magni-
tude with respect to said trailing edge threshold voltage by a
percentage of said leading edge threshold voltage.
6. The radiation processing circuit of claim 1, wherein said
comparator circuit comprises a capacitance configured to
cause said analog trailing edge threshold voltage to be differ-
ent than said analog leading edge threshold voltage as a result
of increasing slew rate.
7. The radiation processing circuit of claim 1, further com-
prising:
a peak detect circuit for receiving said processed voltage
pulses and for producing a detected peak voltage and
base reset voltage, and
an analog to digital conversion circuit operable to convert
said detected peak voltage and said base reset voltage to
digital values, whereby a corrected peak value is pro-
duced by subtracting said base reset voltage values from
said detected peak voltage.
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8. The radiation processing circuit of claim 1, further com-
prising:
a bus operably connected with said memory; and
a computer operably connected to said bus, said computer
5 being operable to reprogram said memory through said
bus and provide a different digital leading edge thresh-
old value for producing a different analog leading edge
threshold voltage.
9. The radiation processing circuit of claim 8, wherein said
10 computer is operable to reprogram said memory for produc-
ing said analog leading edge threshold voltage in a desired
percentage range of a maximum circuit dynamic range for
said radiation pulses.
10. The radiation processing circuit of claim 9, further
15 comprising:
a state machine operable to receive said event signal and
begin a data collection operation by producing control
signals;
a peak detect circuit operable to receive said processed
20	 voltage pulses and produce an analog detected peak
voltage;
an analog to digital converter operable to receive said con-
trol signals and said analog detected peak voltage, said
analog to digital converter being operable to sample said
25	 analog detected peak voltage and produce a digital
detected peak voltage;
a second memory operable to receive said digital detected
peak voltage value; and
a timer operable to produce a time value for said digital
so detected peak voltage value, wherein said second
memory stores said time value for said digital detected
peak voltage.
11. The radiation processing circuit of claim 10, wherein
said computer is operable for transferring said digital
ss detected peak voltage and said time value for said digital
detected peak voltage from said second memory to said com-
puter through said bus.
12. A method for detecting charged particle radiation or
40 uncharged radiation that impinge on a radiation detector, said
radiation detector being operably connected to input circuitry
for producing detector pulses wherein each of said detector
pulses comprise a leading edge and a subsequent trailing
edge, said method comprising:
45	 configuring said input circuitry with an integrator circuit;
configuring said integrator circuit with a current feedback
loop;
connecting said detector pulses to an event detector;
configuring said event detector such that when a leading
50 edge of a respective of said detector pulses becomes
greater in absolute magnitude than a predetermined
leading edge threshold voltage, then said event detector
produces an event output signal;
preventing said event detector from producing a subse-
55 quent event output signal until a subsequent trailing edge
of said respective of said detector pulses becomes less in
absolute magnitude than a predetermined trailing edge
threshold voltage, wherein said predetermined trailing
edge threshold voltage is at least partially determined by
60	 the amount of noise riding on said detector pulses; and
providing that said predetermined leading edge threshold
voltage is greater in absolute magnitude than said trail-
ing edge threshold voltage to prevent false signals
caused by noise riding on said detector pulses.
65	 13. The method of claim 12, further comprising:
providing a first digital leading edge threshold value from
a memory, and
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converting said first digital leading edge threshold value to
said predetermined leading edge threshold voltage.
14. The method of claim 13, further comprising:
reprogramming said event detector by producing a second
digital leading edge threshold value and transferring
said second digital leading edge threshold value through
a standard bus connection to said memory.
15. The method of claim 12, further comprising configur-
ing said event detector such that said predetermined leading
edge threshold voltage is greater in absolute magnitude with
respect to said trailing edge threshold voltage by a predeter-
mined percentage.
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16. The method of claim 15, further comprising connecting
a resistance to an output of a comparator for configuring said
event detector to produce said trailing edge threshold voltage.
17. The method of claim 12, further comprising connecting
a capacitance to an output of a comparator for providing that
said leading edge threshold voltage is greater in absolute
magnitude than said trailing edge threshold voltage to prevent
false signals caused by noise riding on said detector pulses.
